Home > Community > Blogs > Functional Verification > dac preview the complete iev submission to john cooley s cheesy must see list
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

DAC Preview: The Complete Incisive Enterprise Verifier Submission to John Cooley’s “Cheesy Must See List”

Comments(0)Filed under: Functional Verification, Formal Analysis, DAC, metric driven verification (MDV), CDNLive, PSL, SVA, EDA, Incisive, ABV, MDV, IEV, formal, IFV, assertions, formal verification, gadfly, Chris Komar, assertion-based verification, Joe Hupcey III, Tom Anderson, ADS, Assertion-Driven Simulation

Understandably, EDA industry observer John Cooley had to edit down all the submissions to his annual DAC "Cheesy Must See List".  Hence, allow us to share the complete text that we submitted for Incisive Enterprise Verifier's Assertion-Driven Simulation capability.  Hope to see you in San Diego!

------

YOUR COMPANY: Cadence

YOUR TOOL: Incisive Formal Verifier and Incisive Enterprise Verifier

WHAT TOOL DOES: Formal analysis (property checking) linked with simulation

WHO/WHAT TOOL(S) IT COMPETES AGAINST: Synopsys Magellan, Mentor 0-In, Jasper

WHAT IS SPECIAL THIS YEAR ABOUT THIS TOOL AT DAC:
Let's face it: in the past, "hybrid" -- mixing simulation and formal -- really sucked. Only formal gurus could use it, and by the time the guru got any results out of it, the verification project had already moved on to full testbench simulation. Now fast forward to DAC 2011, and the introduction of "assertion driven simulation" inside Incisive Enterprise Verifier (IEV). IEV provides a level of automation such that any engineer can use this tool to automagically create tests from either SVA or PSL assertions to find bugs using simulation-oriented approaches familiar to everyone, and to drive code coverage and to flag completely unreachable states. In short, the original promise of "hybrid" -- combining the mathematical certainty of formal with the scalability and ease-of-use of simulation -- is now delivered by IEV. It's "not your father's hybrid," and we guarantee you'll see nothing like it anywhere else on the DAC floor.

WHAT SPECIFIC USER COMPANIES USE YOUR TOOL:
Freescale, TI, ATI, STMicro, Marvell and more as per recent CDNLive!, DVCon, and DAC User track papers

DAC BOOTH NUMBER: 2237

NAMES OF YOUR TECH GUYS WHO WILL BE IN YOUR DAC BOOTH:
Joe Hupcey III, Tom Anderson

[Ed. Note/update: Team Verify member and R&D Solutions Architect Chris Komar will also be there on Monday, and Formal Field Specialist Darrow Chu will be there Wednesday and Thursday]

YOUR DAC FREEBIE THIS YEAR: T-shirt

 

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.