Home > Community > Blogs > Functional Verification > save the date free webinar on automated soc connectivity verification this thursday 3 24
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Save The Date: Free Webinar on Automated SoC Connectivity Verification This Thursday March 24

Comments(0)Filed under: Functional Verification, ABV, IEV, formal, methodology, IFV, SoC Connectivity, formal verification

We interrupt our technically oriented blogging to shamelessly promote a free webinar we are giving on SoC Connectivity checking this Thursday March 24 at 10am-11am Pacific time.  At first glance, this topic doesn't seem like such a big deal - after all, checking IP-to-IP and point-to-multi-point connections is usually done by a well-organized Co-Op student, or obviated by using some sort of "correct by construction" methodology, right?

Up until recently and/or for DUTs with only thousands of connection nodes, this is true.  However, it seems like every other day we have been getting calls direct from customers, or anecdotes forwarded from AEs, telling us how traditional ad-hoc and even scripted verification and construction process are failing.  In addition to the N^2 increase of nodes/interconnect as you add in more IP, what's really breaking traditional processes is the need to also verify connections to things like "out of band" BIST logic, low power controllers and data retention structures, etc.  Hence, in our Thursday webinar entitled "How To Completely Eliminate SoC Connectivity Bugs (Really!)", you will learn:

* An overview of our exhaustive process for connectivity checking

* How we leverage a standard spreadsheet entry and schematic based debug approach to make this flow easy for anyone to use. (Translation: the user does NOT have to know anything about Formal or ABV)

* How common supporting tasks like "black boxing" and assertion generation have been fully automated. (Again, we've automated this so users do NOT have to know anything about Formal or ABV; you can keep your Formal experts focused on ABV stuff while anyone can crank out this process.

* Case studies of this flow applied to real customer projects

Again, registration is free (but a Cadence Community login/registration is required):

Hope you can attend this informative event!

Joe Hupcey III
for Team Verify

On Twitter: http://twitter.com/teamverify, @teamverify

P.S. This webinar is part of an ongoing series that covers topics like Low Power verification, the Specman Advanced Option, metric-driven verification, migrating from VMM to UVM, and more.  The complete list of webinars and their respective agendas are listed here:


and select "Webinar" in the "Event Type" menu.


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.