Home > Community > Blogs > Functional Verification > video optimizing area and power using formal methods
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Video: Optimizing Area and Power Using Formal Methods

Comments(1)Filed under: Low Power, Formal Analysis, DVcon, Incisive, ABV, formal, methodology, IFV, Freescale, Chris Komar

At DVCon 2011, a paper presented by Freescale and Cadence described a truly novel application of formal technology for something completely different than assertion-based verification (ABV).  Specifically, the authors used formal engines to optimize the selection of complex (read, "higher in area and power consumption") vs. simple (read, "lower power, lower area") power control flip-flops. In this short video, one of the authors -- Team Verify's Chris Komar of the Formal Product Expert team -- elaborates:

If the video fails to play, click here.

Beyond the savings in area and power this solution delivered, you have to take you hats off to the authors for stepping back and dreaming up this application.  It's certainly gotten myself and Team Verify wondering what other non-traditional ways we can apply our formal and dual-formal and simulation technologies ...

Happy optimizing!

Joe Hupcey III
for Team Verify

On Twitter: http://twitter.com/teamverify, @teamverify

P.S.  So you can quickly track it down once the DVCon 2011 proceedings are published, here is the paper's citation:

Title: "Optimizing Area and Power Using Formal Methods"
Paper 7.2 in the "Low Power Verification" session
Presented at DVCon 2011 on Wednesday March 2, 2011
Authors: Alan Carlin, Freescale Semicondutor, Inc.; Chris Komar, Cadence Design Systems, Inc.; Anuj Singhania, Freescale Semicondutor, Inc.



By Anu Bohra on March 9, 2011
Nice video and avery interesting usage of Formal. IF there could be discrete metrics shared wrt. how much saving Formal brought , just in terms of flops too then the story becomes even more promising.

Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.