Home > Community > Blogs > Functional Verification > cdnlive munich guide for specmaniacs
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

CDNLive Munich Guide for Specmaniacs

Comments(0)Filed under: Functional Verification, OVM, CDNLive, techtorial, Cadence VIP portfolio, e, Specman, OVM e, Mike Stellfox

Good news for Specmaniacs based in the EU: next week from May 18-20 is the annual CDNLive! event in Munich.  An overview of the conference with info on how to register is here: http://www.cadence.com/cdnlive/eu/2009/pages/default.aspx

Naturally CDNLive Munich will cover all aspects of Cadence's technologies and methodologies, and verification gurus like fellow bloggers Mike Stellfox and Tom Anderson will be attendance to hear your latest verification-specific concerns and challenges.  However, Team Specman can not resist drawing your attention to the many papers, techtorials, and exhibitors that will feature Specman and e language-related content.  Hence, if you are going to the event, please consider printing out the following "CDNLive Guide for the Specmaniac".

Monday, May 18
13:30 - 17:30, Functional Verification Techtorial: OVM in a Multi-language World
Verification expert Joern Stohmann will lead you though the OVM methodology in general, which includes detailed content on OVM e too.  Note to "ClubT alumni": consider this techtorial to be an in-depth, hands-on follow-up to the Multi-language OVM and OVM e preview given by R&D's Efrat Shneydor in the ClubT's last fall.

Tuesday, May 19
10:30 - 11:00, FV01
Re-using OVM test benches for verifying the integration of modules into a system
-- presented by engineers from NEC Munich.

11:00 - 11:30, FV02
IP Integration Verification using the OVM and Cadence AHB/AXI UVCs

-- presented by engineers from NEC Munich

11:30 - 12:00, FV03
Functional Verification Roadmap
-- presented by fellow blogger Tom Anderson
Expectations alert: while this presentation will have a few high-level notes on the e/Specman roadmap, consider it more of a roadmap briefing on the whole verification product line.  Rephrasing: Tom has a lot of ground to cover in only 30 minutes, so please do not freak out if you only hear a few things about Specman.

15:15 - 16:15, Functional Verification demo - New Debug Features in Specman/IES

Wednesday, May 20
8:45 - 9:15, FV06
Moving from direct testing to Metric driven verification by utilizing verification IPs: A Case study
-- presented by engineers from Ericsson

11:15 - 11:45, FV10
Advanced e and SystemVerilog Programming -- AMIQ Consulting
(Note: AMIQ is also exhibiting at the Designer Expo)

11:45 - 12:15, FV11
Advanced Stimuli Modeling Using e Sequences -- Cadence Design Systems

12:45 - 13:15, FV13
It's a Mixed Signal World: Mixed Signal Simulation and Verification Methodology Today

e/Specman-related Exhibitors at the Designer Expo

AMIQ provides ASIC functional verification services, VIP development and training with significant expertise in e/Specman and SystemVerilog too), related methodologies (eRM, OVM, Incisive Plan to Closure Methodology) and tools (Specman, Enterprise Manager, IES-XL, etc.). AMIQ also develops "DVT Eclipse" (www.dvteclipse.com), an Integrated Development Environment for e and SystemVerilog (like Visual C). 
[Note: Team Specman has just posted an in-depth interview with AMIQ about their DVT tool, and for those of you who can't make it to CDNLive we've invited AMIQ to post a 5 minute video demo.]

ARC's IP product line speaks for itself -- of specific interest to e/Specman users is that there are a lot of great Specmaniacs at ARC that can get you up to speed with their design IP plus any related verification IP very quickly.

Cadence Education Services
FYI, both the Specman Basic and Advanced training courses have been recently updated.  (Fun Fact: in 2008, over 380 people attended a paid Specman training class!)

Cadence Incisive Verification IP ("VIP")
While Cadence's VIP is designed to work with e or SystemVerilog interfaces, the Plan of Record (POR) for the VIP R&D team is to use e/Specman for the development of the embedded VIP cores for the all same reasons Specmaniacs have -- e was specifically designed for verification, and over thousands of on schedule, first-pass success tapeouts -- e has proven itself to be the best language for the job.

Cadence Verification Alliance
Suffice to say, many Verification Alliance member companies are populated by Specmaniacs, and are supporting OVM Multi-language and e/Specman.  If your company is not yet in the Verification Alliance, by all means introduce yourself to our colleagues in the booth and let us know you're interested in tapping the market of Specmaniacs.

Team Specman hopes this summary helps our Specmaniacs get the most out of the show -- let us know how it goes!


Team Specman


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.