Home > Community > Blogs > Functional Verification > is there a 1 billion gate chip on your roadmap
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Is there a 1 Billion gate chip on your roadmap?

Comments(0)Filed under: Functional Verification, Verification methodology , verification strategy, System Verification

Yes, I'm asking about chips that will have 1 billion -- that's billion with a "B" -- logic gates (implying they will have ~6 billion transistors).  Last year I only heard of one such chip in the works anywhere, but just this past month in the course of my travels I received word of two more such massive devices on the drawing board.  Furthermore, judging by the careful silence of some members of the "ClubT" audiences when I asked about this, I suspect there are several more such projects coming together out there.

Thus, I'm compelled to ask the gentle reader:

1 - Does your employer have a 1 billion gate SoC/ASIC in the works?

2 - Will you be contributing a block of IP that will ultimately be a part of a 1 billion gate SoC/ASIC?

3 - If (1) and/or (2) are true, are you terrified or confident about your prospects for verifying such a beast?  If "terrified", or at least "not confident", what are top 3 concerns?

[If you don't want to post your answer(s) in the comments below, feel free to contact me and I'll scrub out your name & company and share your data point as coming from "anonymous".]

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.