Home > Community > Blogs > Functional Verification > functional verification great technical conference at cdnlive
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Functional Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Verification community comes together to talk tech

Comments(0)Filed under: Functional Verification, Testbench simulation, Formal Analysis, Simulation acceleration, Verification methodology , Enterprise Manager, OVM, eRM, CDV, Coverage-Driven Verification, SystemVerilog, ISX (Incisive Software Extensions), metric driven verification (MDV), coverage driven verification (CDV), CDNLive, Open Verification Methodology, ISX, System Verification, CDNLive San Jose 2008

I just finished the week at Cadence's CDNLive User Group in San Jose. Over the past few years, it has really become a great technical event for the verification community. In fact, last year out of all the papers presented across the full breadth of Cadence tools and methodologies, Kelly Larson from Analog Devices won the Most Valuable Paper Award for his presentation which explained the benefits of migrating from VMM to URM (now OVM).

I am happy to report for this year's conference functional verification did very well and nearly won the Most Valuable Paper Award again.

Anil Raj Gopalakrishnan from Magnum Semiconductor came close to winning and received an honorable mention for his presentation, "Into the Light: Embracing the Open Verification Methodology (OVM)," which interestingly also highlighted many of the benefits of using OVM versus VMM.  Anil's presentation will be available to all CDNLive attendees in the next couple of weeks, and then in 90 days it will be posted in the Resource Library here on the Community Site.  In the meantime, Anil graciously donated an open-source version of a register package that he developed at Magnum Semiconductor and discussed during his presentation. You can download it already from the Functional Verification Shared Code Forum here on the Community site.

There were a number of great presentations at the conference including:

  • Several on using the OVM
  • Verification planning and management including the recently announced Enterprise Planner
  • Applying constrained-random, coverage-driven verification to HW/SW using Incisive Software Extension (ISX)
  • Specman based verification
  • Using hardware emulation for system verification
  • Formal Assertion-Based Verification using IFV
  • And many others including using VIP, Low Power Verification, using Matlab with the Incisive Simulator, functional qualification, etc...

If you didn't attend this year, hopefully you can make it next year and remember to check the Community Resource Library in a few months if you want to access any of the papers from this conference.  You can already download the papers from many of the past conferences.



Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.