Home > Community > Blogs > The Fuller View > finfet structures advanced nodes and mipi top most read list
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of The Fuller View blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

FinFET, Advanced Nodes, and MIPI Top Most-Read List

Comments(1)Filed under: Cadence, FinFET, 3D ICs, Fuller View, Industry Insights, ip cores, advanced node optimization, chip design, #semieda, MIPI

To get a sense for what's driving electronics engineers in 2014, look no farther than Cadence's blogs: So far this year, stories about FinFETs, advanced-node availability and certification, how to design with MIPI, and the future of electronics and EDA have become our most-read posts through the first half of the year.

Since it's summer and it's a time for catching up on your industry reading, here's what hot (stories followed by top 10 ranking):

FinFETs and Advanced Node

Interest in vertical silicon structures and the migration to 16/14nm and below began in earnest in the spring of 2013. Interest has not waned a bit since then.

Of note was the TSMC Symposium in April where these topics were on the minds of presenters. Richard Goering weighed in on four TSMC keynote presentations (2014 TSMC Technology Symposium: Full Speed Ahead for 16nm FinFET Plus, 10nm, and 7nm; #1, #5), while I offered a peek at how the design ecosystem is poised to exploit these technology breakthroughs (TSMC Symposium: EDA/IP Ecosystem Primed for 16, 10nm Nodes; #7).

IP and Mobile

The mobile design world has become riveted by the MIPI protocol, expected to ship more than 4 billion devices this year. One of our newest blogs, Whiteboard Wednesdays, offered an overview of MIPI and the MIPI Alliance (How the MIPI Alliance Works to Enhance Mobile Devices; #2) and Goering reported on Cadence's VIP solution for MIPI SoundWire and C-PHY (Cadence Announces Verification IP for MIPI SoundWireTM and C-PHY;  #3).

EDA/Electronics Industry Outlook

2014 has so far been a positive year for most vendors, although caution continues to be the watchword when we look ahead. Nimish Modi, Cadence's senior vice president for marketing and business development, talked with Goering about where system design in general and Cadence in particular are headed in the coming years (Q&A with Nimish Modi: Going Beyond Traditional EDA; #4). And on the other side of the planet from Silicon Valley, Jaswinder Ahuja, corporate vice president and managing director, Cadence India, talked with me about the enormous opportunities ahead for EDA and for the Indian electronics market (Semiconductor Industry Outlook: Enormous Opportunity, Says Jaswinder Ahuja; #9)  

These were the big trend areas. Other hot spots for readers in the first half of the year were:

Let us know what topics you'd like us to tackle in the second half of 2014. Just shoot me an email and we'll get the troops on the trail. 

Brian Fuller


Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.