Home > Community > Blogs > The Fuller View > real number modeling mixed signal soc verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of The Fuller View blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

In Mixed-Signal SoC Verification, Say Good-bye to the Black Box Problem

Comments(1)Filed under: Cadence, EDA tool vendors, EDA companies, verification, electronics, modeling software, electronics design, semiconductor design, IC design, circuit design, EDA software, analog design, real-number modeling, mixed-signal design, mixed-signal summit

There are some inescapable truths in electronics design: The more challenges we overcome, the more we want to confront new ones and topple them.

Today, we know, the level of complexity for most designs is staggering. To achieve our cost and form factor design goals, we are deep into the era of mixed-signal design and system integration. Complex systems-on-chip (SoC) not only have to include blocks of digital and analog circuits, but they must be verified now together, not separately.

The prior methodologies of integrating and verifying this IP--black box IP, whether digital or analog--is no more because engineers must understand the functionality of the complete system, including how each "black box" is interacting with its neighbors and the larger system.

Real-Number Modeling

In the relentless pursuit of better design and verification methodologies coupled with shrinking design-cycles, real-number modeling is emerging as a smart verification choice within the spectrum of verification methods (see chart below), from accurate-but-slow SPICE simulation to faster-but-less-accurate RTL modeling (Verilog-AMS, VHDL-AMS, etc.).

And thanks to the February ratification of IEEE 1800-2012 (SystemVerilog), real-number modeling takes on a greater and more accessible role in verification. 

"We're enabling system-level engineers to integrate robust and more accurately abstracted real number models," said Sathishkumar Balasubramanian, Senior Manager, Strategic Initiatives within Cadence's Chief Strategy Office. "Cadence has contributed to the standard, and we're among the first to support the standard."

Balasubramanian said Cadence has supported many of the capabilities in this standard before in other modeling languages, such as Verilog-AMS. And now Virtuoso supports the latest IEEE-ratified aspects of real-number modeling.

"Now engineers who are using Verilog-AMS will have a smoother migration path to SystemVerilog real number models and vice versa," he said, adding, "we're enabling a different set of users."

New User Base

What does he mean by that?

Traditionally, "SoC guys are using digital verification and they're using mainly SystemVerilog as a go-to standard to write the full chip verification," Balasubramanian said.

Real number modeling with System Verilog and other languages allows the simulation of discrete, floating-point real numbers that can represent analog behavior which, for example, could be voltage, current and/or impedance. RNM enables users to describe an analog block as a signal flow model, and then simulate it in a digital solver at near-digital simulation speeds.

For analog and mixed-signal block verification, RNM can be used to speed high-frequency portions of the analog signal path-which take the longest to verify in simulation-while DC bias and low-frequency portions remain in SPICE.

"The real advantage," Balasubramanian said, "is RNM enables in top-level SoC verification, where engineers can represent all electrical signals as RNM equivalents and stay within the digital simulation environment."

Why now?

In February, IEEE ratified IEEE 1800-2012, which melded the best features of VHDL and Verilog-AMS real-number modeling into SystemVerilog.

The new features in the standard overcome issues with prior versions of SystemVerilog (2009 and prior LRM) by enabling:

  • Real number nets
  • Bi-directional real connections
  • Multiple RNM contributors to the same net
  • Modeling complex information on a single net (eg. voltage and current)

While the ratified standard is relatively new, it's being embraced already by users, like thirsty hikers rushing to a stream. The importance of what real-number modeling enables for verification teams probably can't be overstated.

There are a number of resources from which to learn more, some listed at the end of this post.

Perhaps one of the most valuable deep dives, however, will be the day-long Cadence Mixed-Signal Technology Summit, Oct. 10 in San Jose. We'll hear from customers using the methodology and the agenda has two RNM-specific slots at 1 and 1:30 p.m.

Click here to register for the Mixed-Signal Technology Summit.

Brian Fuller

Related stories:

--Mixed-Signal Methodology Guide

--Solutions for Mixed-Signal SoC Verification

--Virtuosity: 16 Things I Learned in July by Browsing Cadence Online Support

--Webinar: Is SystemVerilog the Future of Mixed-Signal Modeling?

--Mixed-Signal -- Successful Tech-on-Tours, Huge Focus at DAC 2013

Comments(1)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.