Home > Community > Blogs > The Fuller View > making sense of changing memory ip landscape
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of The Fuller View blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Clarifying the Changing Semiconductor Memory IP Landscape

Comments(0)Filed under: Cadence, EDA tool vendors, EDA tools, EDA companies, ip, verification, communications, embedded systems, design automation, electronics design, ChipEstimate, DDR4, memory controller ip, DDR3, memory ip core, DDR3 memory controller ip, memory architectures, interface design, IP blocks, memory ip

If you're staring out at the world of semiconductor memory IP and wondering how to make heads or tails of it, you've got sympathetic company. And yes, for electronics systems design engineers, it does seem like controlled chaos out there.

But Cadence offered a little clarity this week with a live, online panel moderated by Tom Hackett, Cadence Product Marketing Director and an expert on verification IP who has written extensively about these challenges. On the panel were:

  • Wendy Elsasser, a DDR IP architect at Cadence, who has more than 15 years of experience in design and architecture of SoC subsystems
  • Kishore Kasamsetty, Cadence product marketing director, who focuses on memory design IP
  • Scott Jacobson, senior product marketing manager at Cadence, who focuses on the memory model portfolio and Ethernet protocols
  • Robert Adams, director of the Cadence R&D Memory Model team

The chat quickly grappled with one of the major issues of the day: rapidly changing memory protocols. Take LPDDR, which is now up to LPDDR4 in its evolution.

memory ip verfication

Elsasser walked the audience through the differences in each generation, ending with design challenges involving the two most recent, LPDDR3 and 4:

She chatted:

"The increasing speeds of LPDDR3 and LPDDR4 generate new design challenges.   Power management in the SoC is critical to minimize system power.  The SoC must manage tradeoffs between power and high-frequency operation."

The panel also tackled Wide I/O, Hybrid Memory Cube (see image, right), and DDR 4 as well as verification challenges and opportunities for each.

I won't spoil the fun. Please check out the complete chat and let us know what topics you'd like us to schedule chat sessions for in the future.

Brian Fuller

Related stories:

--Wide I/O 2, Hybrid Memory Cube (HMC) – Memory Models Advance 3D-IC Standards

--Semiconductor Memory Challenges Will Be Overcome, MemCon Keynoter Says 

--Scaling the Semiconductor Memory Wall 

 

Comments(0)

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.