Home > Community > Blogs > Digital Implementation > design signoff begins in implementation
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Digital Implementation blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Design Signoff Begins In Implementation

Comments(2)Filed under: Digital Implementation, Signoff Analysis, cadence, blog, Encounter Timing System, static timing analysis, "SoC-Encounter", Early Rail Analysis, Cadence Encounter Power System, dynamic rail analysis, tapeout, signal integrity, SI, crosstalk, design closure, CeltIC, encounter power system, EPS, ETS, EDI system, Encounter digital Implementation system, timing convergence

As an ex-design engineer now working in EDA, I am often privileged to see advanced design methodologies from many of my customers. I would like to reflect on the recent trends that I am seeing around signoff analysis for digital ASIC designs.

For the majority of ASIC designs, signoff analysis includes executing parasitic extraction that feeds static timing analysis, signal integrity analysis and power rail IR drop analysis. Most often this is standalone execution using a separate set of tools than those used in design, and the obvious goal of this analysis is to ensure good quality silicon.

What is interesting is that, today, a robust ASIC design methodology must employ the same signoff analysis engines within the design flow, to ensuring that timing is consistently closed and IR drop is consistently managed. This is certainly the case with Cadence’s Encounter Digital Implementation System (aka EDI System), which can utilize all of the signoff engines (parasitic extraction, timing, SI and IR drop) within the design platform.

The use of signoff engines within the design environment opens up an interesting question ... if I am using signoff quality engines within my design flow, is there significant value in performing separate, standalone signoff analysis prior to tapeout?

The answer for an increasing number of my customers is no … separate signoff analysis does not catch any additional and significant timing, SI or IR drop problems. These customers chose to signoff from within the design platform and save the expense of purchasing and maintaining separate standalone signoff products.

So, I have an open question to the design community … what are your thoughts on separate signoff analysis?



By suprio on January 28, 2010
My opinion is to consider the analogy of a Maths test.
To get the final correct answer it is necessary to scrutinize each step through all the steps. But, just to double check, it becomes necessary to double check the key step  results to figure out any possibility of mistake. Similarly, it is good to employ sign-off level analysis at each stage. But then when all is done, a final sign-off check should then aim something similar to a complete check of reports & logs which can be done at minimum run time.

By PeteMc on January 28, 2010
Good analogy, I think we are in total agreement here. If checks have been made throughout the flow, then the final check could be to simply make sure that all of the previous checks showed that each stage was successfully signed off.
Obviously such a solution would also need to effectively manage signoff for designs with multiple modes of operation and multiple process corners, where typically today validation within the design flow does not cover all of the necessary combinations that would be used for final signoff. This is where I see statistical signoff analysis providing significant value.

Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.