Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > Custom IC Design > video demo spice 2 0 the abcs of aps
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Custom IC Design blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Video Demo: Spice 2.0 - The ABCs of APS

Comments(5)Filed under: Custom IC Design, APS, SMP, multicore, Spice 2.0Designers have had ubiquitous access to powerful SMP/multicore systems for years but no analog / mixed-signal solution that could fully leverage them. And when dealing with large designs, fastspice and the accuracy loss it induced was often the only recourse. APS represents a new era for spice simulators not only because it's ultra efficient but also because it parallelizes all aspects of its work. Multi-day long sims can be reduced to a lunch break without accuracy loss empowering designers (and not their deadlines) to dictate how many re-simulations are needed. Below is a short overview and demo of APS. If your bandwidth supports it you can also watch it in HD. More details on APS are available on Sourcelink.

 

Comments(5)

By Community Operations on February 18, 2009
Awesome demo Samir.  I thought your previous ones were great but you outdid yourself again.  Keep these coming.  The community loves them!


By Roberto Paradoso on April 24, 2009
Very nice demo, Samir. Nice job! btw, didn't Berkeley originally introduce multirate? Is this different?

By AMSamirj on April 28, 2009
Thank you Roberto.  Ultrasim has always had multi-rate (way back even
before we acquired it). But these techniques are improving/evolving and
applied in various ways that don't require partitioning. I'm not sure
how other Co. apply it.

By Vladimir on August 9, 2010
You are mentioned about multicore hardware.
But what about hyper threading. Will it give any additional benefit?

By AMSamirj on January 10, 2011
@Vladimir  Sorry for the late response.  I have not done any testing with hyper threading so I can't directly comment but I know that we have not received reports of performance issues with it enabled.

Leave a Comment


Name
E-mail (will not be published)
Comment
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.