Home > Community > Blogs > Custom IC Design > mmsim 7 1 is out
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Custom IC Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Video Chat with Lead Architect of Virtuoso Accelerated Parallel Simulator

Comments(4)Filed under: Circuit Design, Custom IC Design, mixed-signal simulators, custom design technology, MMSIM, Simulators

Virtuoso Accelerated Parallel Simulator was just released and I asked Ilya Yusim, lead architect for the new simulator and Nebabie Kebebew, product marketing manager, to tell us what is new and different about this simulator. Check out this video to get a better understanding of what this product brings to the table.



If the video fails to embed please click here.  You can also take a look at our feature story on Cadence.com


Hasta Pronto -



By Sameer on January 8, 2009
i dont understand what is the content other than repeating the press release. i hear from several persons that this is made from technology from simucad/silvaco. is this correct? it would be usefull to know this.

By al on January 24, 2009
I did not understand how parallelization can speed up more in Monte-Carlo simulation which are parallel by nature and no special coding usually needed..

By deana on January 27, 2009
"Virtuoso APS is a technology developed at Cadence in its entirety. It is based on a completely brand new simulation engine enabling simulation on multi-core processing compute platform.  It incorporates advanced new proprietary parallel simulation technology combined with existing Cadence SPICE simulation technologies. Customers will experience scalable high performance and capacity with identical accuracy and use model to Virtuoso Spectre Circuit simulator, enabling them to simulate their existing large and complex analog designs with nil ramp up time."

By AMSamirj on February 17, 2009
Al, generally speaking, in your parallel Monte Carlo example, say you have 100 MC runs running in parallel on a server farm.  Each individual run can only take one CPU so you're using 100 CPUs. With multi-threading each run can take up many CPUs so your MC would consume many hundred CPUs instead of 100 and finish faster.

Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.