|
SKILL for the Skilled: Introduction to Classes -- Part 5
By Jim Newton
on February 10, 2012
In the previous SKILL for the Skilled postings, we looked at a pretty good algorithm for solving the Sudoku puzzle. This algorithm is able to find at least one solution of the puzzle if one exists, and is able to detect that no solution exists if that...
Read More »
Comments (0)
Filed under: Custom IC Design, Virtuoso, SKILL, Team SKILL, programming, LISP, SKILL++, object orientation, Sudoku
|
 |
|
Things You Didn't Know About Virtuoso: Measurements Across Corners
By Stacy Whiteman
on February 9, 2012
In Virtuoso IC 6.1.5 ISR6, we released a new feature in ADE XL, which had been requested by many customers--the ability to define a measurement expression which operates on the results of another measurement expression across corners. For example, I can...
Read More »
Comments (0)
Filed under: Custom IC Design, Virtuoso, Virtuoso Analog Design Environment, IC 6.1, ADE-XL, IC 6.1.5, Virtuoso IC6.1.5, custom/analog, Corners analysis, Analog Design Environment, IC615, corners
|
|
|
|
Digital and Analog Verification – Round Peg in a Square Hole?
By Richard Goering
on February 9, 2012
Recently I wrote about a panel discussion that looked at ways of bridging the gap between analog and digital design. This blog post resulted in a lengthy discussion in a LinkedIn group that brought up the topic of verification. One commentator noted that...
Read More »
Comments (1)
Filed under: Industry Insights, DAC, Virtuoso, APS, SoC, verification, IP, Panel, Metric-driven verification, AMS, Functional Verification, Simulation, SPICE, MDV, assertions, Nizic, analog/mixed-signal, coverage, Verilog-AMS, wreal, analog assertions, signoff, Design Automation Conference, LinkedIn, analog verification, digital verification, Virtuoso-APS, real number modeling, Nandra
|
|
|
|
Five-Minute Tutorial: Change The Background Color Of EDI
By Kari Summers
on February 8, 2012
Today's tutorial could probably be called a One-Minute Tutorial, since it's so quick. This is something that came across our internal expert alias, and I figured it's something that most people may not know about. Did you know that you can...
Read More »
Comments (0)
Filed under: Digital Implementation, encounter, EDI, five minute tutorial, background color, changing color, color
|
|
|
|
The Zynq Virtual Platform: Not Just for Pre-Silicon
By Jason Andrews
on February 7, 2012
One of the biggest misconceptions about Virtual Platforms is that they are only useful for pre-silicon software development, and once a chip and board is ready they are quickly discarded. Even after boards are available, Virtual Platforms are valuable...
Read More »
Comments (0)
Filed under: embedded software, linux, SystemC, virtual platforms, virtual prototypes, Virtual System Platform, Zynq, Zynq-7000', Watchdog Timer, pre-silicon, post-silicon
|
|
|
|
What's Good About Property Changes in DEHDL? The Secret's in the 16.5 Release!
By Gerald "Jerry" Grzenia
on February 7, 2012
In the 16.5 release, all connectivity changes are stored in the hierarchical block directly in Design Entry HDL (DEHDL). Connectivity changes are basically additions or modifications of components, nets, and pin-net connections. The behavior remains the...
Read More »
Comments (0)
Filed under: Design Entry HDL, ConceptHDL, Constraint Manager, Allegro, Schematic, PCB, Design Entry, Allegro Design Entry, design, SPB16.5, Allegro 16.5, hierarchy, hierarchical schematics, flat schematics, electrical constraints, uprev, property changes
|
|
|
|
|
Customer, Partner DFM Concerns Spur New Methodologies
By Richard Goering
on February 7, 2012
Design for manufacturing (DFM) may not be as "hot" a topic as it was a few years ago - when there were many independent DFM companies - but foundries and chip design companies are in fact very concerned about DFM at 28nm and below. Some of those...
Read More »
Comments (0)
Filed under: Industry Insights, lithography, DFM, CMP, IP, Freescale, Design, GlobalFoundries, Cambridge, variability, 20nm, Samsung, manufacturing, foundries, LDE, LEA, design for manufacturability, layout-dependent effects, SPIE, hotspot, SPIE 2012, hot spot, Litho Electrical Analyzer, SPIE papers, Hurat, 28m, printability
|
|
|
|
Does Substrate Biasing Have a Future?
By Pete Hardee
on February 6, 2012
At Cadence, we often get asked about various low-power design techniques: how well they work, what are the implementation and verification issues associated with them, and how effective they are at various process nodes. As a general trend we see aggressive...
Read More »
Comments (0)
Filed under: low-power, PSO, library, power gating, Encounter, power shut-off, low-power design, Substrate bias, body bias, reverse bias, biasing
|
|
|
|
|
Webinar Report: New Methodology Revs Up Code Coverage Analysis
By Richard Goering
on February 6, 2012
Most IC verification teams use code coverage as signoff criteria, but they often have limited information about unreachable code. A new "case-splitting" methodology, described in a recently archived webinar, shows how a technique based on formal...
Read More »
Comments (0)
Filed under: Industry Insights, verification, Freescale, Metric-driven verification, Functional Verification, Formal Analysis, webinar, formal verification, coverage, coverage metrics, code coverage, case splitting, coverage holes, dead code, case-splitting
|
|
|
|
|
Panelists: Bridging the Gap Between Analog and Digital Design
By Richard Goering
on February 1, 2012
Analog and digital designers have lived in separate worlds for a long, long time. They use different methodologies and tools, and while digital design is heavily automated, analog design is not. But mixed-signal integration will force this gap to narrow...
Read More »
Comments (0)
Filed under: Industry Insights, SoC, Analog, verification, IP, Mixed-Signal, mixed signal, Panel, AMS, DesignCon, Nizic, Cadence, Synopsys, analog IP, digital, microcontrollers, analog comeback, analog automation, Brian Bailey, analog design, IPextreme, analog panel, Savage, A/MS, Cypress, Tanner
|
Community GuidelinesThe Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines. |