Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Community

 
Five-Minute Tutorial: Change The Background Color Of EDI
By Kari Summers on February 08, 2012
Today's tutorial could probably be called a One-Minute Tutorial, since it's so quick. This is something that came across our internal expert alias, and I figured it's something that most people may not know about. Did you know that you can... Read more »
Comments (0)
 
Filed under: , , , , , ,
 

 
The Zynq Virtual Platform: Not Just for Pre-Silicon
By Jason Andrews on February 07, 2012
One of the biggest misconceptions about Virtual Platforms is that they are only useful for pre-silicon software development, and once a chip and board is ready they are quickly discarded. Even after boards are available, Virtual Platforms are valuable... Read more »
Comments (0)
 
Filed under: , , , , , , , , , ,
 

 
What's Good About Property Changes in DEHDL? The Secret's in the 16.5 Release!
By Gerald "Jerry" Grzenia on February 07, 2012
In the 16.5 release, all connectivity changes are stored in the hierarchical block directly in Design Entry HDL (DEHDL). Connectivity changes are basically additions or modifications of components, nets, and pin-net connections. The behavior remains the... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , , , ,
 

 
Customer, Partner DFM Concerns Spur New Methodologies
By Richard Goering on February 07, 2012
Design for manufacturing (DFM) may not be as "hot" a topic as it was a few years ago - when there were many independent DFM companies - but foundries and chip design companies are in fact very concerned about DFM at 28nm and below. Some of those... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , , , , , , , , , , , , , ,
 

 
Does Substrate Biasing Have a Future?
By Pete Hardee on February 06, 2012
At Cadence, we often get asked about various low-power design techniques: how well they work, what are the implementation and verification issues associated with them, and how effective they are at various process nodes. As a general trend we see aggressive... Read more »
Comments (0)
 
Filed under: , , , , , , , , , ,
 

 
Webinar Report: New Methodology Revs Up Code Coverage Analysis
By Richard Goering on February 06, 2012
Most IC verification teams use code coverage as signoff criteria, but they often have limited information about unreachable code. A new "case-splitting" methodology, described in a recently archived webinar, shows how a technique based on formal... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , ,
 

 
View all blog posts »
Visit the community forums »

There are 334 guest(s) and 6 member(s) online:
imaneet, LongTimeNovice, skillUser, SimC, isazulkc, dirons

Most Active Users
1. skillUser (2266)   2. isazulkc (23)   

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.