Cadence Design Systems, Inc.

  • Worldwide
  • |
  • Contact us
  • PRODUCTS
    • Cadence Kits
    • Incisive functional verification
    • Encounter digital IC design
    • Virtuoso custom design
    • Allegro IC-PKG-PCB co-design
    • OrCAD PCB design
    • System-in-package design
    • Design for manufacturing
    • IP catalog
  • |
  • SOLUTIONS
    • Advanced node design
    • Low power
    • Logic design
    • Advanced verification
    • Digital implementation
    • Custom design
    • PCB design
    • Advanced packaging
  • |
  • SUPPORT
    • Support process
    • SourceLink
    • Software downloads
    • Education
    • University software programs
    • User community
    • Computing platform support
  • |
  • SERVICES
    • Incisive functional verification
    • Encounter digital IC design
    • Virtuoso custom IC design
    • Allegro IC-PKG-PCB co-design
    • PCI Express vertical solution
    • Ethernet vertical solution
    • Low-power design services
    • PowerPC design services
    • Silicon engineering
    • European start-up accelerator
    • Working with us
  • |
  • ALLIANCES
    • Verification Alliance program
    • Power Forward Initiative
    • Foundry program
    • OpenChoice program
    • Connections program
    • Channel partner program
    • ASIC program
    • Standards and languages
    • Industry memberships
  • |
  • COMPANY
    • Executive team
    • Executive Briefing Center
    • Newsroom
    • Events and webinars
    • Investor relations
    • Success stories
    • Cadence labs
    • Employment
    • Community involvement
    • Cadence advertising gallery
    • Logos

News

  • Announcing IP Talks! 2008: Meet With Leading IP Suppliers at DAC
  • Renesas Adopts Cadence SoC Encounter for Large Scale Complex Chips and Flip-Chip Design
  • Socle Technology, Inc. Adopts Cadence Low-Power Solution to Address 65nm Power Efficiency Challenges
  • How floorplanning guides synthesis and physical design - SCD Source
  • DRC signoff doesn't cut it for next-gen nodes - EE Times
  • Toward a standard deep sub-micron analog design flow: Cadence enhances the Virtuoso Platform - EDN
  • MORE NEWS »

Quicklinks

  • Podcasts
  • Events & Webinars
  • Customer Success
  • Online Demos
  • User Community
  • Education
  • Sourcelink
  • Investor Relations

Technology Platforms

  • Incisive functional verification
  • Encounter digital IC design
  • Virtuoso custom IC design
  • Allegro IC-PKG-PCB co-design
  • OrCAD PCB design
  • System-in-package design
  • Design for manufacturing

Cadence Kits

  • Cadence SoC Functional Verification Kit
  • Cadence Low-Power Methodology Kit
  • Cadence RF SiP Methodology Kit
  • Cadence AMS Methodology Kit
  • Cadence RF Design Methodology Kit

Solutions

  • Advanced node design
  • Low power
  • Logic design
  • Advanced verification
  • Digital implementation
  • Custom design
  • PCB design
  • Advanced packaging

Foundries

  • Corporate partners
  • Advocate partners

IP

  • OpenChoice members
  • IP catalog
Terms of Use Privacy Policy US Trademarks Site Map Help